saigovardhan

Karma: 107
Created: 2 years ago

About

CPU uArch Design Engineer

https://govardhnn.github.io/

Recent Submissions

1. ▲ A Compelling Case for Using BSV (Bluespec SystemVerilog) in Academia (incoresemi.com) 5 points · 11 months ago · 5 comments
2. ▲ A Compelling Case for Using Bluespec SystemVerilog in Academia (incoresemi.com) 2 points · 11 months ago · 0 comments
3. ▲ 5G networks meet consumer needs as mobile data growth slows (spectrum.ieee.org) 233 points · 11 months ago · 361 comments

All submissions on HN · View profile on HN